IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Assist	ant Commissioner for	Patents jc803 U.S. PTO		Atty. Dkt.: 2146-12		
wasni	ngton, D.C. 20231	MAN III MANAMANA	a Ni			
Sir:						
Attach	ed for filing is the pate	07/20/00		Date: July 20, 2000	•	
Invent	or: ZIMLICH, David A	t.			•	"유 🧱
	d: DRIVER CIRCUIT	T AND MATRIX TYPE	DISPLAY			\$ 5 E
and in		DRIVER CIRCUIT				200
	cluding attachments a Declaration, ⊠ Abstr					260
19	pages of specification	and claims (including	21 numbered claims), a	and		S =
11	sheets of accompany	ring drawing/s. Figures	1-13			
	Record & return the a Priority is hereby clain	attached assignment to	the undersigned.	g foreign applications, the en	****	-f l- ! - l-
	s hereby incorporated	by reference in this a	pplication:	i toreigh applications, the en	tire content	of which
	Application Number		Country	Day/Mor	nth/Year Fil	ed ~
	, respectively.					
	Certified copy(ies) of f	foreign application(s) is	s/are attached.			
	Please amend the spe	ecification by inserting	before the first lineTh	nis is a of PCT applica	tion ,	filed
<u>'</u>	Priority is hereby clain	ned under 35 USC 120	porated by reference in 0/365 based on the follow	ithis application wing prior PCT applications	decianatina	tholls
t	ne entire content of w	thich is hereby incorpo	rated by reference in thi	is application:	designating	ine 0.3.,
	Application Number		Country	1	Day/Month/	Year Filed
<u> </u>	This application is bas	sed on the following pri	or provisional applicatio	nn(s)·		
	Application No.	,	Filing Date	лі(о).		
	espectively the entire	e contant of which is he	archy incorporated by	of a warman in the land of the		
t r	nereby claimed theref	rom.	ereby incorporated by re	eference in this application, a	and priority is	3
₽ F	Please amend the spe	ecification by inserting I	before the first line: T	This application claims the be	enefit of U.S	
	Provisional Applicatior his application.	າ No. , filed	, the entire content of	which is hereby incorporated	d by referen	ce in
		ached establishing "sn	nall entity" status (Rules	\$ 9 & <i>2</i> 7)		
·[Γhe Examiner's attent	tion is directed to the p	rior art cited in the parer	nt application by applicant a	nd/or Exami	ner for
ii l	ne reasons stated the	erein.				
	Also attached: EXCL	JSIVE SUBSTITUTE F	nereto), to be entered b POWER OF ATTORNE	pefore calculation of the fee by AND EXCLUSIVE PROSE	elow.	•
	IEREAFTER BY ASS	SIGNEE UNDER 37 C.	F.R. SECTIONS 1.36, 3	3.71 AND 3.73		
Basic Fi	FILING FE	E IS BASED ON CLA	IMS AS FILED LESS A	ANY HEREWITH CANCELE		•
	fective claims 21	- 20 (at least 20) =	1 x\$ 18.00		\$ \$	690.00 18.00
Indepen	ident claims 3	- 3 (at least 3) =	0 x \$ 78.00 rst time, add \$260.00 (igno		\$ \$	0.00
				ore improper) SUBTOT		0.00 708.00
If "small	entity," then enter half ((1/2) of subtotal and subti	ract		-\$(0.00)
Assignn	nent Recording Fee (\$40	0.00)		SECOND SUBTOT	AL \$	708.00 40.00
				TOTAL FEE ENCLOS	ED \$	748.00
The Cor	re submission requiring nmissioner is hereby au	an extension of time is h	ereby stated to include a p	petition for such time extension. , or asserted to be filed, or whic		
med ner	ewilli (or willi ally paper	hereafter filed in this app	olication by this firm) to our	i, of asserted to be filed, or which if Account No. 14-1140. A <u>dup</u>	n should have licate copy of	∍ been `this
sneet is	attached.					
1100 No	orth Glebe Road, 8 th Floo	or	AUVORI O	VANDEDUVE D.O.		
Arlingtor	n, Virginia 22201-4714	<i>.</i> .		k VANDERHYE P.C. Michael J. Shea, Reg. No. 34,7	'25	
	ne: (703) 816-4000 e: (703) 816-4100			m 700	100	
MJS:LEI			Signature	e: Illerknow (I	Then	
			Ū		· see	

U.S. PATENT APPLICATION

Inventor(s): ZIMLICH, David A.

Invention: DRIVER CIRCUIT AND MATRIX TYPE DISPLAY DEVICE USING

DRIVER CIRCUIT

NIXON & VANDERHYE P.C. ATTORNEYS AT LAW 1100 NORTH GLEBE ROAD 8TH FLOOR ARLINGTON, VIRGINIA 22201-4714 (703) 816-4000 Facsimile (703) 816-4100

DRIVER CIRCUIT AND MATRIX TYPE DISPLAY DEVICE USING DRIVER CIRCUIT

BACKGROUND OF THE INVENTION

1. Technical Field

5

10

15

20

The present invention relates to a driver circuit for a matrix type display device such as a field emission display or a plasma display.

2. Background Description

Flat panel displays are widely used in a variety of applications, including computer displays. One type of flat panel display device that is well suited for such applications is the thin film field emission display device. Such flat panel displays seek to combine the cathodoluminescent-phosphor technology of cathode ray tubes with integrated circuit technology to obtain thin high resolution displays wherein each pixel is activated by its own electron emitter or set of emitters. Such field emission displays in elementary form include a generally planar substrate having an array of integral projecting emitters which are typically conical projections grouped into emitter sets. Depending upon the size and type of display, a conductive extraction grid is positioned above the emitters and driven at a positive voltage with the emitters selectively activated by providing a current path to ground with appropriate voltage differential between the emitters and extraction grid. The resulting electric field extracts electrons from the emitters. Moreover, the field emission display device additionally includes a display screen-anode formed from a glass plate coated with a transparent conductive material forming a relatively high positive voltage differential with respect to the cathode emitters.

10

15

20

The display screen additionally includes a cathodoluminescent layer covering the conductive anode surface whereby emitted electrons are attracted by the anode and strike the phosphor layer to thus cause the emission of light at the impact site which in turn passes through the anode and glass plate. The luminescent level of the produced light is dependent upon the magnitude of the current flow to the emitters that is selectively controlled to produce a desired image.

1918

Existing chips for driving field emission displays provide limited logic functionality and therefore offer only limited display resolution. For example, many conventional driver chips comprise transistors having a 3 micron gate length. Using such transistors, it is difficult to provide much logic functionality, particularly 8-bit logic functionality. One way to improve functionality is to provide additional logic circuits on the driver chips. However, the additional circuits unacceptably increase the size of the driver chips, making driver chips that provide 7- or 8-bit logic functionality impractical.

SUMMARY OF THE INVENTION

Therefore, it is seen to be desirable to provide an arrangement that provides for high improved logic functionality without a corresponding increase in the size of the driver chip.

In accordance with one aspect of the invention, a driver circuit for driving signal lines of a matrix type display device includes pulsewidth modulation circuitry for generating pulsewidth modulated video data and driver circuitry for driving the signal lines in accordance with the pulsewidth modulated video data.

10

15

The pulsewidth modulation circuitry (or pulsewidth modulation generator)
provides a very dense logic that is "off chip" relative to the signal line driver circuit. This
simplifies the design of the driver circuit and provides for high resolution display.

In accordance with another aspect of the present invention, a matrix type display device includes display elements connected to row lines and column lines. A driver circuit for driving said column lines includes pulsewidth modulation circuitry for generating pulsewidth modulated video data and driver circuitry for driving the column lines in accordance with the pulsewidth modulated video data.

Other features and advantages of the invention will become apparent from the detailed description of embodiments made hereinafter with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGURE 1 is an illustrative cross-sectional schematic drawing of a flat panel field emission display.

FIGURE 2 is system block diagram of a field emission display 300 in accordance with one embodiment of the present invention.

FIGURE 3 is a block diagram of a column driver module 400 for use in the field emission display 300 of FIGURE 2.

FIGURE 4 is a more detailed block diagram of column driver module 400.

FIGURE 5 is a block diagram of output circuitry 512 shown in FIGURE 4.

FIGURE 6 is a schematic diagram of the output circuitry 512 shown in FIGURE

5.

FIGURE 7 is a timing diagram showing staircase pulses for clocking pulsewidth modulated video data into output circuitry 512.

FIGURE 8 is a system timing diagram.

FIGURE 9A illustrates a level-shifting circuit.

FIGURE 9B illustrates the manner in which a V_{PGATE} signal is applied to a plurality of level-shifting circuits.

FIGURE 9C and 9D are timing diagrams for the level-shift circuits.

FIGURES 10A and 10B show buffers that may be used in buffer 604 of FIGURE

5.

10

20

FIGURES 11A-11C show the timing for one row of a display.

FIGURES 12A-12D show the timing for three rows of a display.

FIGURE 13 is a schematic representation of programmable logic circuitry 510 and output circuitry 512.

15 DETAILED DESCRIPTION

The present invention is described in the context of exemplary embodiments.

However, the scope of the invention is not limited to the particular examples described in the specification. Rather, the description merely reflects certain practical and preferred embodiments, and serves to illustrate the principles and characteristics of the present invention. Those skilled in the art will recognize that various modifications and refinements may be made without departing from the spirit and scope of the invention.

FIGURE 1 is a cross-sectional schematic of a portion of a flat-panel field emission display. In particular, a single display segment 2 is depicted. Each display segment is

10

15

20

capable of displaying a pixel of information or a portion of a pixel as, for example, one green dot of a red/green/blue full-color triad pixel. A field emission display base assembly 4 includes a patterned conductive material layer 6 provided on a base 8 such as a soda lime glass substrate. The conductive material layer 6 may be formed, for example, from doped polycrystalline silicon and/or a suitable conductive metal such as chromium. The conductive material layer 6 forms base electrodes and conductors for the field emission device.

121 23

Conical micro-cathode field emitter tips 10 are constructed over the base 8 at the field emission cathode site. A base electrode resistive layer (not shown) may be provided between the conductive material layer 6 and the field emitter tips 10. The resistive layer may be formed, for example, from silicon that has been doped to provide an appropriate degree of resistance. A low potential anode gate structure or conductive grid 12 formed, for example, of doped polycrystalline silicon is arranged adjacent the field emitters 10. An insulating layer 14 separates the grid 12 from the base electrode conductive material layer 6. The insulating layer 14 may be formed, for example, from silicon dioxide.

Proper functioning of the emitter tips requires operation in a vacuum. Thus, a plurality of columnar supports 16 is provided over the base assembly 4 to support a display screen against atmospheric pressure. The columnar supports 16 may be formed in various ways including those described, for example, in U.S. Patent No. 5,205,770; U.S. Patent No. 5,232,549; U.S. Patent No. 5,484,314; and U.S. Patent No. 5,486,126. These patents are hereby incorporated by reference in their entirety.

In operation, the display screen 18 acts as an anode so that field emissions from the emitter tips 10, represented by arrows 20, strike phosphor coating 22 on the screen 18.

10

15

20

The field emissions excite the phosphor coating 22 to generate light. A field emission is produced from an emitter tip when a voltage differential is established between the emitter tip and the anode structures. The emitters are two terminal devices behaving similar to a diode, conducting when forward biased beyond a positive threshold and not conducting under reverse bias. This drive scheme is useful for any passive matrix display.

#Bic

In one arrangement, the conductive material 6 that forms the base electrodes forms a matrix of addressable nodes and the field emitters are addressed using both row and column driving circuits. In this arrangement, the patterned conductive material layer 6 preferably provides a matrix of base electrodes under the individual picture segments. The conductive grid 12 is maintained at a constant potential V_{GRID} . The present invention is applicable to a column driving circuit for such an arrangement.

The brightness of the light produced in response to the emitted electrons depends, in part, upon the rate at which electrons strike the cathodoluminescent layer. The light intensity of each pixel is controlled by controlling the current available to the corresponding emitters. To allow individual control of each of the pixels, the electric potential between each emitter set and the extraction gird is selectively controlled by a column line control signal and a row line control signal from corresponding driver circuits. To create an image, the driver circuits separately establish current to each of the emitter sets.

FIGURE 2 is system block diagram of a field emission display 300 in accordance with one embodiment of the present invention. First video circuitry 302 provides electronics for, for example, scaling, frame rate conversion and color depth processing of

15

20

input RGB data as will be understood by those in the art. In the implementation shown in FIGURE 2, first video circuitry 302 receives analog RGB data and outputs XGA (1024 x 768) RGB [0:17] data. The received analog RGB data may for example be analog RGB data associated with a display for personal or lap-top computer. First video circuitry 302 may also support SVGA (800 x 600) and VGA (640 x 480) resolutions. Suitable first video circuitry is a CHEETAH board available from Sage, Inc. of San Jose, California, although it will be appreciated that RGB to digital video processor/scalars are available from other vendors such as Genesis Microsystems, Inc. of Hartford, Connecticut.

The XGA RGB data from first video circuitry 302 is supplied to second video circuitry 304 for converting the XGA RGB data to field emission display (FED) video data. The output of second video circuitry 304 is supplied to pulsewidth modulation circuitry 306 for converting the FED video data to pulsewidth modulated (PWM) video data. The PWM video data is supplied to FED column driver circuitry 308 for driving the column lines of FED 310. Outputs from second video circuitry 304 are also supplied to row scan driver circuitry 312 for driving the row lines of FED 310.

FIGURE 3 is an overall block diagram of a column driver module 400. Column driver module 400 includes a data input connector 402, pulsewidth modulation circuitry 306, driver circuitry 308, and a display connector 408. Data input connector 402 receives the FED video data from second video circuitry 304 (see FIGURE 2) and supplies this data to pulsewidth modulation circuitry 306. Pulsewidth modulation circuitry 306 converts the FED video data to PWM video data. This PWM video data is supplied to column driver circuitry 308. Driver circuitry 308 level-shifts the PWM video data and outputs the level-shifted data via display connector 408 as column signals to the column

10

15

20

lines of the FED 310. The PWM video data comprises a pulsewidth that determines the "on-time" of the corresponding column line control signal. The maximum pulsewidth for the column line control signals is determined by the display resolution. For example, 8-bit resolution means that from 0 (dark) to 255 (maximum brightness) integer time segments may be supplied to the column lines. For example, if the "row time" is 25.6 microseconds with 2^8 levels (0 to 255), then one pulsewidth is equal to 100 nanoseconds. Accordingly, gray level 1 = 100 nanoseconds pulsewidth; gray level 2 = 200 nanoseconds pulsewidth; etc.

FIGURE 4 is a more detailed block diagram of column driver module 400. Two 60-wire twisted-pair ribbon cables supply signals from the second video circuitry 304 to jumpers J1 and J2. These signals pass through diode termination circuits 502a-d and buffers 504a-d. The output of buffers 504a, 504b includes RGB odd signals, an O_PCLK (odd pixel clock) signal, col.add[0:2], +3.3V, +5V, and HSync/VSync signals. The output of buffers 504c, 504d include Row_Data and Row_Clk signals, RGB even signals, E_PCLK (even pixel clock), Col.add[0:2], +3.3V, +5V and HSync/VSync signals. The col.add[0:2] signals from the buffers 504a, 504b are used to select one of the odd column circuits 506 and the col.add[0:2] signals from the buffers 504c, 504d are used to select one of the even column circuits 508.

Each of the column circuits 506, 508 includes programmable logic circuitry 510 and output (level-shifting) circuitry 512. The programmable logic circuitry 510 of the column circuits 506, 508 make up pulsewidth modulation circuitry 306 (see FIGURES 2 and 3) and the output circuitry 512 of the column circuits 506, 508 make up driver circuitry 308 (see FIGURES 2 and 3). Programmable logic circuitry 510 converts the

10

15

20

FED RGB video data supplied thereto to PWM video data. Suitable programmable logic circuitry for performing this function is a XILINX® floating gate programmable logic array (FGPLA) model XC4013XL. The programming of the FPGA may be accomplished, for example, using Verilog. Verilog is a Hardware Description Language (HDL) that allows a hardware designer to describe designs at a high level of abstraction such as at the architectural or behavioral level as well as the lower implementation levels (i. e. , gate and switch levels). HDLs are used to simulate designs before the designer must commit to fabrication. Of course, the pulsewidth modulation circuitry may also be implemented using one or more Application Specific Integrated Circuit (ASIC). In one implementation, one FGPLA such as the above-mentioned XILINX® product may be provided for each 192 column lines. Thus, the FGPLA would need 192 outputs. In another implementation, a single ASIC could drive all the output circuitry 512 or one ASIC could be provided to drive the odd output circuitry and another to drive the even output circuitry.

Output circuitry 512 for each of the column circuits 506, 508 is shown in greater detail in FIGURE 5 in which a 48-bit wide data bus 602 from the programmable logic circuitry supplies pulsewidth modulated video data to a 48-bit buffer 604. The output of the buffer 604 is supplied to one of 48-bit latch/driver circuits 606a, 606b, 606c and 606d in accordance with latch enable signals (see FIGURE 7) supplied from 4 one-bit latch enable buffers 608a-d. Latch enable buffer 608a latches parallel data to latch/driver circuit 606a; latch enable buffer 608b latches parallel data to latch/driver circuit 606b; etc. A high voltage (HV) refresh signal from a 1-bit HV refresh buffer 610 is used to periodically refresh the outputs of latch/driver circuits 606a, 606b, 606c and 606d. The

10

15

20

input to HV refresh buffer 610 is an HV input signal having a maximum magnitude of 80 V and a nominal magnitude of 60 V. Latch/driver circuit 606a provides outputs [0:47], latch/driver circuit 606b provides outputs [48:95], latch/driver circuit 606c provides outputs [96:143], and latch/driver circuit 606d provides outputs [144:191]. Thus, a total of 192 outputs are provided. FIGURE 6 is a schematic diagram of the output circuitry 512.

30 P. C.

In accordance with the arrangement described above, the latch/driver circuits 606a, 606b, 606c and 606d are loaded with data processed by programmable logic circuitry 510 via data bus 602. More specifically, programmable logic circuitry 510 of the column circuits 506, 508 output PWM video data that is loaded into the latch/driver circuits such that the latch/driver circuits 606a of all the output circuits are loaded in parallel with PWM video data in accordance with an enable signal from latch enable buffers 608a; the latch/driver circuits 606b of all the output circuits are loaded in parallel with PWM video data in accordance with an enable signal from latch enable buffers 608b; the latch/driver circuits 606c of all the output circuits are loaded in parallel with PWM video data in accordance with an enable signal from latch enable buffers 608c; and the latch driver circuits 606d of all the output circuits are loaded in parallel with PWM video data in accordance with an enable signal from latch enable buffers 608c; and the latch driver circuits 606d of all the output circuits are loaded in parallel with PWM video data in accordance with an enable signal from latch enable buffers 608d.

The use of programmable logic circuitry 510 (i.e., pulsewidth modulation circuitry 306) permits the utilization of very dense logic circuitry that is "off-chip" relative to the driving circuitry. The above-described arrangement permits seven-(7) or eight-(8) bit logic processing to be performed off-chip in pulsewidth modulation circuitry 306 and this processed data is then loaded in parallel into driver circuits 606a, 606b, 606c, and 606d

10

15

20

via data bus 602 as set forth above. The four sequences of 48 bits for each column circuit are clocked in series using the "staircase" pulses LE0, LE1, LE2 and LE3 shown in FIGURE 7 for the latch enable buffers.

M 84 -

Programmable logic circuitry 510 enables high resolution (e.g., 8-bit resolution) to be obtained in a practical manner. With 8-bit resolution, 256 different brightness levels for the field emission display can be achieved and these different levels are outputted as different pulsewidths by programmable logic circuitry 510. For example, if each row signal of the field emission display is ON for 25.6 microseconds, programmable logic circuitry 510 can "resolve" up to 256 100-nanosecond time segments. For RGB data indicative of full brightness, programmable logic circuitry 510 generates PWM video data comprising a 255 x 100-nanosecond pulsewidth. For RGB data indicative of minimum brightness (other than dark), programmable logic circuitry generates PWM video data comprising a 1 x 100-nanosecond pulsewidth. In summary, programmable logic circuitry 510 converts video data supplied from second video circuitry 304 to a corresponding pulsewidth and then outputs the pulsewidth to the output circuitry 512. Output circuitry 512 level shifts the PWM video data and drives the corresponding column lines for a time that corresponds to the length of outputted pulsewidth.

This arrangement is superior to conventional arrangements because conventional arrangements are slow and have a large footprint (i.e., use much die space). It is difficult for prior systems using high voltage driver chips still using older (less expensive) 3 micrometer lithography semiconductor fabrication equipment to operate at high speeds. For example, the 100-nanosecond pulsewidths discussed above correspond to a 10 MHz clock speed. This clock speed is at the upper limit of the speeds that can be obtained

10

15

20

from conventional processing on a driver chip. Even more significantly, if such a clock speed could be obtained, it would be very difficult to fit the necessary logic circuitry on the chip for providing high resolution (e.g., 7- and 8-bit resolution) displays.

FIGURE 8 is a system timing diagram showing RGB data input and how it corresponds to digital video out. The input and output are synchronized by vertical sync and horizontal sync.

The above-described arrangement permits the use of a simplified output circuitry wherein the output circuitry for the column circuits comprises level-shifters. More specifically, with reference to FIGURE 9A, each register of the 48-bit latches 606a, 606b, 606c, and 606d includes a flip-flop 902 that drives an N-channel transistor 904, the drain of the N-channel transistor 904 being the output and the source of the N-channel transistor 904 being connected to ground. A P-channel transistor 906 (a thick gate device) has a drain coupled to the output and a source connected to a voltage Vpp. A V_{PGATE} signal applied to the gates of the transistors 906 in each of the registers (see FIGURES 9B and 9C) pulls all the outputs high during refresh. As shown in FIGURE 9D, the V_{DATA} signal supplied to the gate of the N-channel transistor 904 is a pulsewidth modulated signal in which the pulsewidth is indicative of brightness. Full bright, half-bright and minimum bright are shown in FIGURE 9D. The signals supplied to N-channel transistors 904 turn the N-channel transistors OFF during refresh.

The arrangement of FIGURE 9A is a simple arrangement that requires only one D-flip-flop per output. Conventional arrangements often require eight D-flip flops for each output. When double-buffering is implemented, the number of D-flip-flops increases to sixteen for each output. Thus, the above-described embodiment of the present

10

15

20

invention clearly results in a significant simplification of the driver circuitry and a much reduced "foot-print".

48-bit buffer 604 may comprise buffers as shown in FIGURES 10A and 10B. FIGURE 10A shows CMOS inverters and FIGURE 10B shows a transmission gate.

ar Rich

FIGURES 11A-11C show the timing for one row of the display and FIGURES 12A-12D show the timing for three rows of the display. These timings will be discussed with reference to the schematic representation of the above-described circuitry shown in FIGURE 13. 8-bit digital data is serially shifted through a serial register and supplied via parallel dumps to 8-bit loadable downcounters 1304a-d through inverters (not shown). The 8-bit digital data is indicative of brightness. As explained above, the 8-bit values represent the pulsewidth (in 100-nanosecond increments) of the PWM video data for each driver output for a given cycle. Thus, 00000001 represents a pulse having a 1 x 100nanosecond pulsewidth and 11111111 represents a pulse having a 256 x 100-nanosecond pulsewidth. The inverted bit value is indicative of the OFF time of the PWM video data for the given cycle. For example, 11111110 (obtained by inverting 00000001) indicates that the PWM video data is low for 255 x 100-nanoseconds. Downcounters 1304a-d count down to a predetermined value from the values loaded therein in accordance with a clock signal PWMCLK. During the countdown of a given downcounter, the PWM video data is low. When any respective downcounter counts down to the predetermined value (e.g., 00000000) as determined by a corresponding comparator of the comparators 1306ad, the associated PWM video data goes high and remains high for the remainder of the cycle.

10

15

20

Of course, while inverters and downcounters are described above, it is also possible to use upcounters loaded with the 8-bit values that count up to a predetermined value (e.g., 11111111) to control the levels of the PWM video data.

Multiplexer 1308 provides 48 outputs at a time from the comparators 1306a-d to the driver circuits 606a-d via buffer 604 (not shown in FIGURE 13) in accordance with the latch enable signals as described above. The clock rate of the latch enable signals is one-fourth the pixel clock rate. In the case of 8-bit values (resolution), 256 pieces of information are provided in series to each register of the driver circuits 606a-d during each PWM video data cycle.

n die

In accordance with the above-described embodiment of the present invention, a high-resolution, high voltage driver for an FED is provided. The system of the invention uses programmable logic circuitry (e.g., a FPGA) having very fine line widths and gate lengths that permits high resolution displays. The function of converting RGB data into pulsewidth modulated data is programmed into the FPGA and the output of the FPGA (e.g., a pulsewidth that is an integer multiple of 100 nanoseconds) is provided to level shifters.

The above description mentions RGB data as the video source. However, the present invention is not limited to any particular video standard and is applicable to, for example, tmds, lvds, firewire, usb, and the like.

While the above description is provided with respect to a FED, the present invention is also applicable to other types of matrix type display devices such as plasma displays.

While the invention has been described in connection with certain embodiments, it is to be understood that the invention is not to be limited to these disclosed embodiments, but on the contrary, is intended to cover various modifications and equivalent arrangements included within the spirit and scope of the appended claims.

MEG.

WE CLAIM:

1	1.	A driver	circuit for	driving	signal lin	nes of a	matrix type	display	device.
---	----	----------	-------------	---------	------------	----------	-------------	---------	---------

- 2 comprising:
- pulsewidth modulation circuitry for generating pulsewidth modulated video data;
- 4 and
- driver circuitry for driving said signal lines in accordance with the pulsewidth

4

- 6 modulated video data.
- 1 2. The driver circuit according to claim 1, wherein said driver circuitry
- 2 comprises level-shifting circuits.
- 1 3. The driver circuitry according to claim 1, wherein said pulsewidth
- 2 modulation circuitry comprises a programmable logic array.
- 1 4. The driver circuitry according to claim 1, wherein said pulsewidth
- 2 modulation circuitry comprises an application specific integrated circuit.
- The driver circuit according to claim 1, wherein said signal lines are
- 2 connected to emitter elements of a field emission display.
- 1 6. The driver circuit according to claim 1, wherein said pulsewidth
- 2 modulation circuitry generates the pulsewidth modulated video data based on RGB video
- 3 data supplied thereto.

1	7.	The driver circuit according to claim 1, wherein said driver circuitry is
2	provided on a	chip other than a chip on which said pulsewidth modulation circuitry is
3	provided.	
1	8.	The driver circuit according to claim 1, wherein said driver circuitry
2	comprises dri	ver circuits that are loaded in parallel with the pulsewidth modulated video
3	data.	
1	9.	A matrix type display device comprising:
2	displa	y elements connected to row lines and column lines; and
3	a drive	er circuit for driving said column lines, said driver circuit comprising:
4		pulsewidth modulation circuitry for generating pulsewidth modulated
5	video data; an	d
6		driver circuitry for driving said column lines in accordance with the
7	pulsewidth me	odulated video data.
1	10.	The matrix type display device according to claim 9, wherein said driver
2	circuitry comp	prises level-shifting circuitry. –
1	. 11.	The matrix type display device according to claim 9, wherein said display
2	device is a fie	eld emission display device.
1	12.	The matrix type display device according to claim 9, wherein said display
2	device is a pla	asma display device.

1	13.	The matrix type display device according to claim 9, wherein said
2	pulsewidth mo	odulation circuitry comprises a programmable logic array.

- 1 14. The matrix type display device according to claim 9, wherein said
- 2 pulsewidth modulation circuitry comprises an application specific integrated circuit.
- 1 15. The matrix type display device according to claim 9, wherein said
- 2 pulsewidth modulation circuitry generates the pulsewidth modulated video data based on

CM 255 -

- 3 RGB video data supplied thereto.
- 1 16. The matrix type display device according to claim 9, wherein said driver
- 2 circuitry is provided on a chip other than a chip on which said pulsewidth modulation
- 3 circuitry is provided.
- 1 The matrix type display device according to claim 9, wherein said driver
- 2 circuitry comprises driver circuits that are loaded in parallel with the pulsewidth
- 3 modulated video data.
- 1 18. A method of driving signal lines of a matrix type display device,
- 2 comprising:
- 3 generating pulsewidth modulated video data; and
- driving said signal lines in accordance with the pulse-width modulated data.
- 1 19. The method according to claim 18, wherein said matrix type display
- 2 device is a field emission display device.

- 1 20. The method according to claim 18, wherein said matrix type display
- 2 device is a plasma display device.
- 1 21. The method according to claim 18, wherein the pulsewidth modulated
- video data is generated based on RGB video data.

DRIVER CIRCUIT AND MATRIX TYPE DISPLAY DEVICE USING DRIVER CIRCUIT

Abstract of the Disclosure

5 -

10

A driver circuit for driving signal lines of a matrix type display device includes pulsewidth modulation processing circuitry for generating pulsewidth modulated video data and driver circuitry for driving the signal lines in accordance with the pulsewidth modulated video data.





FIG.1

A Sign

32 Flex Cannections Pwm (2880:3071) 360 CMP-FED video to PWM converter MTI CMP-FED column drivers 306 Column Modules MTI CMP-FED 198 Pwm [0:192] Scan RGB to CMP-FED video converter Ro₩ Mother Board 304 XGA RGB (8 : 17) Video Scaling Converters ΑVD 300 302 Anding RCB


8 Flex Connections


Figure 2




1

Figure 3










Figure 7

UDED THING (BASED ON VESA 1621 × 768 © 60 Hz STRAMON)


	<u></u>
	BACK
	H/J SINC
	FRONT PROCH
INE	BOTTON / RK HT PEOPLER
- T HORIZONTAL LINE	"ADDAR'S OSLE" VIDED

DIGITAL TIMING

	COL DAD 7		
	CLI JAMS COL AND & COL AND 7	er er eine er	
	CLI JAMSS		C.O. IANG
Indiana and a second se	COL.AND 5 (COL.AND "4	INCOMING, DATA	HISE WITH MUSICAL ASIDA
	COR. AND 3		3. I
	COL-ADO2	-	
	(01-ND)		201-3M7,
	\$ CUV - POLO		7 C- HSINC/LINE-TOS

Figure

関連は



This




Figure 10A




Figure 10B

T VIDEO DAMA C= # ROWS. * Refresh use this full 18/45 - 5 mandard valio vious will be About 80% ox14/25 - for example 14.5 us -Fig. 11A 1024 COLUMNA. Fig.IIB Charles Millimina Millimina Charles Company of Millimina Charles Charl 70 MHZ (4ns Fig. 11C 1024 rising edges phone Pixel -02 512 edges using both openIII CLOCK DOMP ROW ! Fig. 12A repension Row 2 ROWI Rows Fig. 12B VACID DAM & Fig. 12C 1024 1024 pixel C/K INTL DRIVE ROW I ON DISPLAY VIDEO tO PWHCK 7777 256 Fg. 12D 512, 510 EQUIVALENT SCHEMATIC SLAUF DRSPLAY ,306a pwincek PRIVER CHIP 1308 Gireo Day & C 48 Pixel (Ourp 13046 1306 b LOANESLA 43 1024

FIG. 13

SCHEDNATIC

PUMCIK

PINEL

LIE

JOHN COMP

JOHN COMP

LONG

JOHN COMP

JOHN COM

2146-12

RULE 63 (37 C.F.R. 1.63) INVENTORS DECLARATION FOR PATENT APPLICATION IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

As a below named inventor, I hereby declare that my residence, post office address and citizenship are as stated below next to my name, and I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

	THE CITE OF LAND MATE	IX TYPE DISPLAY DEV	VICE USING DRIVER CIRCL	Ш
the specification of which (check is attached hereto was filed on was filed as PCT Internatio and (if applicable to U.S. or PCT a	nal application No.	as U.S. Application	Serial No. on	(Atty. Dkt. No.)
37 C.F.R. 1.56. I hereby claim for	acknowledge the duty to reign priority benefits und low any foreign application	disclose information whi ler 35 U.S.C. 119/365 o on for patent or inventor	ch is material to the patentab f any foreign application(s) fo is certificate having a filing da	oility of this application in accordance with the patent or inventor's certificate listed to before that of the application on which
Application Number		Country		Day/Month/Year Filed
I hereby claim the benefit under 3 Application Number	5 U.S.C. §119(e) of any	United States provisiona Date/Month/Year		
subject matter of each of the clain	ns of this application is no ty to disclose material in	ot disclosed in such prio formation as defined in 3	r applications in the manner	listed above or below and, insofar as th provided by the first paragraph of 35 d between the filing date of the prior
Prior U.S./PCT Application(s): Application Serial No.		Day/Month/Year	Filed	Status: patented pending, abandoned
=- I hereby declare that all statemen	tements were made with			n information and boliof are bolioved to
imprisonment, or both, under Sec application or any patent issued the inventor's Signature: Inventor:	nereon. And on behalf on North Glebe Rd., 8 th David (first)	e United States Code a f the owner(s) hereof, I h	nd that such willful false state nereby ask that all communic 2201-4714, telephone numb Zimlich (last)	ke so made are punishable by fine or ements may jeopardize the validity of the ations in this matter be directed to:
imprisonment, or both, under Sec application or any patent issued the NIXON & VANDERHYE P.C., 110	nereon. And on behalf on North Glebe Rd., 8 th	e United States Code a f the owner(s) hereof, I i Floor, Arlington, VA 22 A. MI	nd that such willful false state nereby ask that all communic 2201-4714, telephone numb	ke so made are punishable by fine or ements may jeopardize the validity of the ations in this matter be directed to: er (703) 816-4000. Date: 1/13/2000 U.S.
imprisonment, or both, under Sec application or any patent issued the inventor's Signature: Inventor: Residence: (city) Post Office Address:	David (first) Boise 908 N. 10 th Street, Boi	e United States Code a f the owner(s) hereof, I i Floor, Arlington, VA 22 A. MI	nd that such willful false state nereby ask that all communic 2201-4714, telephone numb Zimlich (last)	ke so made are punishable by fine or ements may jeopardize the validity of the ations in this matter be directed to: er (703) 816-4000. Date: 1/13/2000 U.S.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of

ZIMLICH, David Atty. Ref.: 2146-12

Serial No. TBA Group: TBA

Filed: TBA Examiner: TBA

For: DRIVER CIRCUIT AND MATRIX TYPE DISPLAY

DEVICE USING DRIVER CIRCUIT

Assistant Commissioner for Patents Washington, DC 20231

Sir:

EXCLUSIVE SUBSTITUTE POWER OF ATTORNEY AND EXCLUSIVE PROSECUTION HEREAFTER BY ASSIGNEE UNDER 37 C.F.R. §§ 1.36, 3.71 AND 3.73

The undersigned being the owner of all right, title and interest in the above-identified patent application, hereby revokes all previous powers of attorney in this case, if any, and hereby appoints Nixon & Vanderhye, P.C., 1100 North Glebe Rd., 8th Floor, Arlington, Virginia 22201-4714, telephone number (703) 816-4000, facsimile number (703) 816-4100, and the following attorneys thereof (of the same address) individually and collectively its attorneys to prosecute this application and to transact all business in the Patent and Trademark Office in connection therewith, and with the resulting patent: Arthur R. Crawford, 25327; Larry S. Nixon, 25640; Robert A. Vanderhye, 27076; James T. Hosmer, 30184; Robert W. Faris, 31352; Richard G. Besha, 22770; Mark E. Nusbaum, 32348; Michael J. Keenan, 32106; Bryan H. Davidson, 30251; Stanley C. Spooner, 27393; Leonard C. Mitchard, 29009; Duane M. Byers, 33363; Jeffry

H. Nelson, 30481; John R. Lastova, 33149; H. Warren Burnam, Jr. 29366; Thomas E. Byrne, 32205; Mary J. Wilson, 32955; J. Scott Davidson, 33489; Alan M. Kagen, 36178; Robert A. Molan, 29834; B. J. Sadoff, 36663; James D. Berquist, 34776; Updeep S. Gill, 37334; Michael J. Shea, 34725; Donald L. Jackson, 41090; Michelle N. Lester, 32331; Frank P. Presta, 19828; Joseph S. Presta, 35329; Joseph A. Rhoa, 37515; and Michael A. Lynch, 30871 of Micron Technology, Inc.

I also authorize Nixon & Vanderhye to delete any attorney names/numbers no longer with the firm and to act and rely solely on instructions communicated from the person, attorney, firm or other organization sending instructions to Nixon & Vanderhye on behalf of the owner.

Certificate Under 37 C.F.R. §3.73(b)

I hereby certify that Micron Technology, Inc. of 8000 S. Federal Way, Boise, Idaho, 83707-0006 is the assignee of the entire right, title and interest in the patent application identified above by virtue of an assignment from the inventors to the aforesaid assignee, a copy of the assignment being attached.

I have reviewed the documents in the chain of title of the patent application identified above, and to the best of my knowledge and belief, title is in the aforesaid assignee for which I am empowered to act in this matter.

I declare further that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the

ZIMLICH Serial No. TBA

like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Micron Technology, Inc.

By:

te.

Name:

Title: